Introduction
For an ultra-large scale integrated circuit (ULSI) technology node of half-pitch (hp) 32 nm and beyond, fluctuation of threshold voltages is required to be less than 10 mV [1] . Therefore, metal gate materials with a very small workfunction (WF) variation are required. However, it is well known that gate metals such as W, Mo, and so forth have a large WF variation more than 1 eV depending on crystallographic orientations [2] [3] . The crystalline phases in binary alloys such as fully-silicided (FUSI) gate materials could also induce the WF variation [4] .
On the other hand, many kinds of ternary alloys, such as Ti-Si-N, Ta-Al-N, and so forth, have been investigated as a metal gate material in recent years [5] [6] [7] . Such ternary alloys often have a mictamict state, which is a comprehensive term including both entirely-amorphous states and near-amorphous states including nanocrystallites [8] . If the size of nanocrystallites is sufficiently small and dense compared to the gate size, they can be expected to be a crystallographically-uniform material, whose WF variation is extremely small. However, the relationship between their nanocrystalline structures and electrical properties has been scarcely studied yet.
We have been reported nanocrystalline structures and electrical properties of the Ti-Si-N alloys in a previous paper [9] . As well as most of amorphous alloys, Ti-Si-N alloys tend to crystallize during the high temperature annealing in ULSI processes and, however, nanocrystallites in the high-nitrogen (N)-content Ti-Si-N hardly grow during the annealing below 900°C and keeps a near-amorphous structure with nanocrystallites in amorphous matrixes. Therefore, mictamict Ti-Si-N alloys is one of candidates for metal gate materials with a small WF variation. In this study, the annealing temperature and thickness dependence of resistivity and WF of mictamict Ti-Si-N gates have been investigated in order to clarify their thermal stability and scalability.
Experimental
MOS capacitors with Ti-Si-N gate electrodes were fabricated on p-type Si (100) substrates. After the diluted-HF treatment, gate SiO 2 films with a thickness of 10 nm were formed by thermal oxidation. Ti-Si-N films were deposited on the SiO 2 /Si substrates by reactive sputtering using a Ti 5 Si 3 target in a N 2 /Ar gas mixture gas at room temperature. The N 2 /Ar mixture ratio was changed from 0 to 40%.
The thicknesses of deposited films were from 3.5 to 100 nm. For a part of samples, W and Pt upper layers were deposited onto Ti-Si-N films. Then, samples were subjected to rapid thermal annealing (RTA) treatments in an N 2 ambient at 500-1100°C for 30 s. Finally, after the deposition of aluminum back gates, the MOS capacitors were annealed in a H 2 ambient at 350°C for 30 min.
Results and Discussion
Figure 1 is X-ray diffraction profiles of Ti-Si-N films deposited in (a) 1.0%, (b) 2.4% and (c) 5.0% N 2 ambients, respectively. Many sharp peaks are observed after the RTA above 700°C in the case of the Ti-Si-N films sputtered in the 1.0% N 2 ambient, which indicate the growth of Ti-silicide crystalline grains. However, such diffraction peaks become week and broad with increasing the N 2 /Ar mixture ratio. Then, diffraction peaks are hardly found for the Ti-Si-N film deposited in the 5.0% N 2 ambient. The Rutherford back scattering (RBS) results indicated that N contents in Ti-Si-N films increased as the N 2 /Ar mixture ratio increased. The Ti-Si-N films deposited in the sputtering ambient with the N 2 /Ar ratio more than 3.0% have N contents larger than 53%, while those in the case of the N 2 /Ar ratio below 3.0% is less than 40% [9] . Hereinafter, the former is called "high-N-content" films and the later "low-N-content" ones. According to the transmission electron microscopy (TEM) observations, the high-N-content Ti-Si-N films have near-amorphous structures in which nanocrystallites and amorphous layers are mixed [9] . Figure 2 shows annealing temperature dependence of crystalline grain size obtained using the Scherrer's formula from these X-ray diffraction peaks. The diameters of crystalline grains in the low-N-content films increase by about ten times after the PDA. On the other hand, in the case of the high-N-content films, diffraction peaks of crystalline grains are hardly detected in the XRD profiles after the PDA below 900°C and, density or size of the nanocrystallites is extremely small even after the PDA above 1000°C. This result means that the nanocrystallites in such near-amorphous structures are difficult to grow during the PDA. Figure 3 shows the resistivity change of (a) low-and (b) high-N-content Ti-Si-N films, as a function of the PDA temperature. The resistivity of low-N-content films decreases by about 1/10 as the PDA temperature increases up to 1100°C, as shown in Fig. 3(a) . The resistivity of the high-N-content films also decrease after the PDA, which is attributed to densification of the films. However, they hardly change with the PDA temperature. From these results, it is deduced that the hard-to-change resistivity of high-N-content Ti-Si-N films results from the fact that the nanocrystallites in amorphous matrixes are difficult to grow by the PDA.
The annealing temperature and thickness dependence of effective workfunctions (EWF) of Ti-Si-N gate electrodes, evaluated using W(660 nm)/Ti-Si-N(44 nm)/SiO 2 /Si and Pt(150 nm)/Ti-Si-N(3.3~10.5 nm)/SiO 2 /Si MOS capacitors, are shown in Figs. 4(a) and 4(b) , respectively. In all samples in Fig. 4 , the Ti-Si-N gate electrodes were sputtered in the 5.0% N 2 ambient. The EWF values were obtained from the dependence of flat-band voltages in C-V characteristics on equivalent oxide thickness (EOT) assuming flat-band-voltage shift caused by interface state density to be negligible within an accuracy of the work function measurement. As shown in Fig. 4(a) , the EWF values of Ti-Si-N gate electrode are almost constant in the case of the PDA at 700°C and below, but slightly increase after the PDA at 900°C. Therefore, the workfunction value is almost stable at annealing temperatures below 900°C, as well as the resistivity. In this temperature range, the nanocrystallites exist in the near-amorphous Ti-Si-N films, but hardly grow by the PDA. Furthermore, the EWF values of Ti-Si-N gate electrodes are almost constant when Ti-Si-N thickness is 5.4 nm and larger, as seen in Fig. 4(b) . This fact indicates that the 5.4 nm-thick Ti-Si-N layers can suppress diffusion of Pt atoms to Ti-Si-N/SiO 2 interface. Therefore, these results clearly show the potentiality to be applied as a metal gate material of mictamict Ti-Si-N with thermally-stable electrical properties at temperatures below 900°C and the scalability to reduce its thickness as thin as 5 nm.
Conclusions
The annealing temperature and thickness dependence of electrical properties of mictamict Ti-Si-N gate MOS capacitors have been evaluated. The nanocrystallites in the Ti-Si-N films with high N-contents (sputtered in over 3.0% N 2 ambient) hardly grow after the PDA at temperatures below 900 °C. At the same time, the changes in resistivity and effective workfunction are also extremely small. Additionally, even when the Ti-Si-N thickness is reduced as thin as 5 nm, the Ti-Si-N gate keeps almost the same effective workfunction. According to these experimental results, the mictamict Ti-Si-N are promising as an electrically uniform and thermally-stable gate material with high scalability. Figure 2 Annealing temperature dependence of crys ta lline grain sizes obtained from the Scherrer's formula using X-ray diffraction peaks.
